Slide 4 BugScope Slide Slide5 Slide 10 Slide6 Slide1 Slide2
The SpyGlass DFT solution
is the only tool that comprehensively enables early test closure at RTL

Learn More

White Papers  |  Data Sheets

ACE Videos - New

Atrenta at ITC 2014
BugScope™ is a full-chip assertion synthesis product that automatically generates assertions and functional coverage properties for progressive and targeted verification of complex designs

Learn More

White Papers | Data Sheets

Methodology for Assertion Reuse in SoC Designs
SpyGlass CDC is the industry's most comprehensive, practical, and powerful CDC verification product

Learn More

White Papers  |  Data Sheets

ACE Videos - New

SemiWiki Blog: A Comprehensive Solution for Addressing CDC Issues
The SpyGlass® Constraints solution provides a productivity boost to IC design efforts by automating the creation, validation and management of constraints

Learn More

White Papers |  Data Sheets

ACE Videos - New
SpyGlass Power provides the only complete solution for power optimization at RTL

Learn More

White Papers  |  Data Sheets

ACE Videos - New

View the SpyGlass Power Webinar
SpyGlass Advanced Lint analyzes an RTL design using formal techniques without requiring user supplied assertions or test vectors

Learn More

White Papers  |  Data Sheets

ACE Videos - New
GenSys RTL integrates easily into any existing design flow and provides powerful RTL modification tools that avoid manual errors, endless scripting and rework

Learn More

White Papers  |  Data Sheets

ACE Videos - New
Atrenta's IP Kit, built on the industry-standard SpyGlass platform, comprises a set of checks specifically targeted to handoff third-party IP blocks or internally developed designs

Learn More

White Paper  |  Data Sheets

ACE Videos - New

当社の業務

AtrentaのSpyGlass Predictive Analyzer® は、世界の主要な半導体メーカーや民生機器メーカーのデザイン効率 を、大いに改善しています。こうしたなか、この特許ソリューションは今日のコンシューマエレクトロニクス製品の複雑なSoCに要求されるパフォーマンス、パワーやエリアに対して、設計初期段階での解析を可能にします。世界中で200を超える企業および何千人ものデザインエンジニアが従来のEDAツールを用いて設計する前にリスクとコストを減少させるためSpyGlassを用いて解析しています。そしてさらに、BugScope™によって検証効率も強化され、エンジニアや管理者が、複雑なSoCのシリコンへの最も速く、最もコストのかからないパスを見つけることを可能にしています。

SpyGlass from Atrenta: Insight. Efficiency. Confidence.

ニュース

Jan 29, 2015
Atrenta CEO Joins the EDA Consortium Board of Directors
The Electronic Design Automation (EDA) Consortium announced today that it has appointed Atrenta Inc.  
Read More...
Dec 03, 2014
How to Optimize for Power at RTL
Published by: SemiWiki  
Read More...
Dec 01, 2014
Hybrid Verification: The Only Way Forward - Part 2
Published by: SemiEngineering  
Read More...
Nov 20, 2014
The Internet Of Cores
Published by: SemiEngineering  
Read More...
Nov 20, 2014
Hybrid Verification: The Only Way Forward
Published by: SemiEngineering  
Read More...
Nov 07, 2014
What's Working For Power Verification
Published by: semiengineering  
Read More...

イベント

Mar 02 - 04, 2015
DVCON 2015
DoubleTree Hotel San Jose
San Jose, United States
Jun 07 - 11, 2015
DAC 2015
Booth# 1732, Moscone Center
San Francisco, USA