Early Edition Blog | 英語 |
 
 
   
 
  Home Solutions Early PPA Analysis
 
製品情報
Spyglassファミリー
GenSys ファミリー
The Atrenta IP Kit
Early PPA Analysis
ステークホルダー
リソース
 
 

Early PPA Analysis

Enlarge Image
At every stage of product development, semiconductor business owners need integrated solutions that allow them to quickly plan, analyze and communicate product requirements and decisions to product architects and system-on-chip (SoC) integrators.

There are many questions to be answered ...
  • What is the performance, power and area (PPA) of the SoC being planned?
  • Can "what-if" analysis be quickly performed to zoom-in on a high-confidence architecture?
  • Can I capture architectural intent, validate it and provide forward guidance for implementation?
Along with ARM's AMBA® Designer, Atrenta introduced a prototype flow at ARM TechCon 2011 to show you how to find these answers and more. The flow uses the SpyGlass® and optionally the GenSys™ product families.

The Experiment


Enlarge Image

The Result


Enlarge Image

Atrenta's Early PPA analysis flow is in development. To learn more about this capability, contact your local Atrenta sales representative or email us at moreinfo@atrenta.com

 

 
Home  |   Solutions Customers  | Partners | Support | Company  | Careers | Contact   © Copyright 2011 Atrenta Inc.  |  Privacy Policy